

AN-407 APPLICATION NOTE

ONE TECHNOLOGY WAY • P.O. BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700

AC Motor Control Experiments Using the ADMC200-EVAL Board

by Aengus Murray and Paul Kettle

INTRODUCTION

The ADMC200-EVAL board can be used to build a simple motor control demonstration based around the ADMC200 motion coprocessor. The board is designed to interface directly to the ADDS-2101-EZ-LAB or the ADMC21xx-EZ-LAB boards through the 60-pin user interface connector. This board can be used with processors that are compatible with the ADMC200 address and data bus. The evaluation board is supplied with a DSP assembly code for a demonstration program that exercises all the ADMC200 functions.

The software provided with the evaluation board serves two purposes. Running the software demonstrates ADM C200 functions and verifies the operation of the IC. The software can also serve as a useful template around which to write motor control software using the ADM C200.

This application note describes the ADMC200-EVAL board hardware, setting up with the ADSP-2101 EZ-LAB board, and a description of the demonstration software. Instructions on how to load and run the software is given in the *Running the Demonstration Program* section.

A more detailed description of the ADMC200 functions and pinout is included in the product data sheet. There is also a companion application note describing the digital implementation of a high speed motor control systems using the ADMC200/ADMC201 and an ADSP-2105 DSP.

This document only relates to REV 2.0 of the ADMC200-EVAL board and REV 2.0 of the demonstration software.

ADMC200-EVAL BOARD HARDWARE

The system block diagram is shown in Figure 1, while the full circuit diagram is in Appendix A. The board has the ADMC200/ADMC201 as the main component, a 74S138 address decoder, a 74LS04 hex inverting buffer, and some passive components. The user connections to the board are made via three terminal blocks: PWM output, analog input, and digital I/O. Separate analog (5 VA) and logic (5 VL) power is supplied through a 4-way terminal block.

The analog input channels have Zener diode protection and a two-pole passive anti-aliasing filter with a default cutoff frequency of 5 kHz. The reference input




Figure 1. ADMC200-EVAL Board System Block Diagram

can be taken from the ADMC200/ADMC201 reference output or through the analog connection block. The CONVST pin can be connected to the PWMSYNC pin or to the external digital I/O connector. The ADMC200/ADMC201 PWM outputs are buffered using a 74LS04 hex inverter to give active high PWM signals at the connector. Other signal formats can be obtained by using a different buffer.

The ADMC200 board connects to the ADSP-2101 data and address busses via the 60-pin user interface connector. The ADMC200/ADMC201 data bus is connected to the top 12 bits of the DSP data bus (D12 . . . D23). The ADMC200/ADMC201 4-bit address bus is connected to the lower 4 bits of the DSP address bus (AD0 ... AD3). The ADMC200/ADMC201 chip select line \overline{CS} , is derived using the 74S138 address decoder from the DSP address lines AD4, AD5, AD12 and AD13. The memory space between 1000 and 2FFF is used by the EZ-LAB Digital to Analog Converter. The ADMC200 read registers are memory mapped to the DSP data memory between 3000 and 300F. To allow read and write registers to have different names the write registers are mapped between 3010 and 301F. The DSP read, write and output clock lines are connected directly to the ADMC200. The ADMC200 interrupt line IRQ is connected to DSP interrupt IRQ2.

Power Supply Connections

The board requires a +5 V power supply. Separate analog (+5 VA and 0 VA) and logic (+5 VL and 0 VL) supply connections are provided to minimize noise on supply cables. It is recommended that the logic, analog, and signal grounds be connected to a common star point on the board using jumpers J PG1. . . .

Jumper Configuration

The board has three ground planes: a logic ground plane (0 VL), an analog ground plane (0 VA) and a signal ground plane. These can all be connected to a common star point using jumpers J PG1 . . . 3 as described in the following table.

Table I. ADMC200-EVAL Ground Jumpers

JUMPER	Position	Function
J PG1	IN	Connects Analog Ground 0 VA to Star Point
J PG2	IN	Connects Logic Ground 0 VL to Star Point
J PG3	IN	Connects Signal Ground SGND to Star Point

The ADMC200/ADMC201 A/D converter connections can be configured using jumpers J P1 and J P2 as described in Table II. Here, the names in bold are ADMC200/ADMC201 pins, while the names in italic are brought from one of the terminal blocks. The start of conversion signal can be synchronized to the PWM switching frequency (using PWMSYNC), or to an external CONVST signal. The A/D reference (REFIN) can be derived from the on board reference (REFOUT) or through the analog connector.

Table II. ADMC200/ADMC201-EVAL ADC J umpers

J umper	Position	Function
J P1	1-2	Connects PWMSYNC to CONVST
	2-3	Connects EXTSAMPLE to CONVST
J P2	1-2	Connects REFOUT to REFIN
	2-3	Connects REFIN to REFIN
J P3	1-2	Connect IRQ on ADM C200/ADM C201 to DSP IRQ2
	2-3	Connect IRQ on ADMC200/ADMC201 to DSP IRQ1

Analog Input Signals

Analog inputs to the Analog to Digital (A/D) converter are brought through a 14-way connector block, described in Table III. There is a two-stage passive antialiasing low-pass filter at the input to each of the A/D converter channels. The filter R and C values are $10\,\mathrm{k}\Omega$ and 3.3 nF which gives a cutoff frequency of 5 kHz. Other cutoff frequencies can be selected by replacing the resistor networks (7XR DIL isolated resistor network).

Table III. ADMC200-EVAL Analog Connector

Connector Name	ADMC200 Connection			
SHIELD	Connected to 0 VL Ground Plane			
SGND	Connected to SGND Ground Plane			
U	Connected to U via RC Filter			
SGND	Connected to SGND Ground Plane			
V	Connected to V via RC Filter			
SGND	Connected to SGND Ground Plane			
w	Connected to W via RC Filter			
SGND	Connected to SGND Ground Plane			
AUX0	Connect to AUX			
AUX1	ADMC201 Only			
AUX2	ADMC201 Only			
AUX3	ADMC201 Only			
SGND	Connected to SGND Ground Plane			
REFIN	Connected to REFIN (Pin)			

PWM Output Signals

The six PWM outputs signals are buffered by a 74LS04 HEX buffer IC and brought to the 8-way terminal block. If active low signals are required, direct from the ADMC200, this inverter IC can be bypassed. The buffer can be replaced by an open collector device to drive opto-isolating LED input type gate drive circuits. The PWM STOP input is brought directly from the connector to ADMC200. If this input is unused, it should be pulled low through a 10K resistor to prevent spurious tripping of the PWM signals.

Table IV. ADMC200-EVAL PWM Connector

Connector Name	ADMC200 Connection			
0 VL	Connected to 0 VL Ground Plane			
PWMSTOP	Input to ADMC200 STOP Pin			
CP	Driven by ADMC200 CP through Buffer			
С	Driven by ADMC200 C through Buffer			
BP	Driven by ADMC200 BP through Buffer			
В	Driven by ADMC200 B through Buffer			
AP	Driven by ADMC200 AP through Buffer			
Α	Driven by ADMC200 A through Buffer			

Digital I/O Signals

Only two of the digital I/O signals are used with the ADMC200. An external start of conversion signal can be supplied via the EXTSAMPLE connection, and the PWMSYNC pulse is brought out to this connector.

Table V. ADMC200-EVAL Digital I/O Connector

Connector Name	ADMC200 Connection			
0 VL	Connected to 0 VL Ground Plane			
PIO0	ADM C201 Only			
PIO1	ADM C201 Only			
PIO2	ADMC201 Only			
PIO3	ADM C201 Only			
PIO4	ADMC201 Only			
PIO5	ADM C201 Only			
PWMSYNC	ADMC200 PWMSYNC Output			
EXTSAMPLE	External CONVST Signal Input			

Data and Address Bus Interface

The ADMC200 board connects to the ADSP-2101 data and address busses via the 60-pin user interface connector. The ADMC200 4-bit address bus is connected to the lower 4 bits of the DSP address bus (AD0 . . . AD3). The ADMC200 chip select line ($\overline{\text{CS}}$) is derived using the 74S138 address decoder from the DSP address lines AD9, AD10, AD12 and AD13, according to Table VI. The memory space between 1000 and 2FFF is used by the EZ-LAB DAC. The ADMC200 read registers are memory mapped to the DSP data memory between 0x3000 and 0x300F. To allow read and write registers to have different names the write registers are mapped between 0x3010 and 0x301F. The memory map for the system is given in Table VII.

The DSP reads and writes data directly to and from the ADMC200 registers. The ADMC200 data bus is connected to the top 12 bits of the DSP data bus (D12... D23), thus lowest 4 bits read by the DSP will always be invalid. This data bus connection scheme easily allows the use of the DSP fixed 1.15 mode of operation. Therefore, a full-scale negative input on the A/D converter, giving 2s complement number 0x800 will be read into the DSP as 0x8000 HEX or -1.0000000 fixed point (See Chapter 2 of the ADSP-2100 Family User's Manual). The ADMC200 interrupt line is connected to DSP interrupt IRQ2.

Table VI. ADMC200-EVAL Chip Select Logic

21xx EZ-LAB	DMS	AD13	AD12	AD10	AD9		
ADMC200-EVAL	<i>DMS</i> H	A3 X	A2 X	A1 X	A0 X	ADM C200 <i>CS</i>	ADMC200 RESET
	L	1	1	0	0	1	0
	L	1	1	0	1	0	1

Table VII. ADMC200-EVAL Memory Map

Address HEX	Direction ADMC200 & (Wait States) Address		Mnemonic	Function	
0x1000	W(2)		Write_DAC0_	DAC Channel 0 Data Input	
0×1001	W(2)		Write_DAC1	DAC Channel 1 Data Input	
0x1002	W(2)		Write_DAC2_	DAC Channel 2 Data Input	
0x1003	W(2)		Write_DAC3_	DAC Channel 3 Data Input	
0x2000	W(2)		Load_DAC_	Load DAC Data	
0x3000	W(0)		ADMC200_RESET_	ADMC200 Chip Reset	
0x3000	R(0)	0	ID_PHV1_	Forward/Reverse Rotation Result	
0x3001	R(0)	1	IQ_PHV2_	Forward/Reverse Rotation Result	
0x3002	R(0)	2	IX_PHV3_	Forward/Reverse Rotation Result	
0x3003	R(0)	3	IY_VY_	Forward/Reverse Rotation Result	
0x3005	R(0)	5	ADCV_A/D	Conversion Result	
0x3006	R(0)	6	ADCW_A/D	Conversion Result	
0x3007	R(0)	7	ADCAUX_A/D	Conversion Result	
0x3008	R(0)	8	ADCU_A/D	Conversion Result	
0x300E	R(0)	E	SYSSTAT_	System Status Register	
0x3010	W(0)	0	RHO_	Forward Rotation Angle Input	
0x3011	W(0)	1	PHIP1_VD_	Forward/Reverse Rotation Input	
0x3012	W(0)	2	PHIP2_VQ_	Forward/Reverse Rotation Input	
0x3013	W(0)	3	PHIP3_	Reverse Rotation Input	
0x3014	W(0)	4	RHOP_	Reverse Rotation Angle Input	
0x3015	W(0)	5	PWMTM_	PWM Period Input	
0x3016	W(0)	6	PWMCHA_	PWM Channel On Time Input	
0x3017	W(0)	7	PWMCHB_	PWM Channel On Time Input	
0x3018	W(0)	8	PWMCHC_	PWM Channel On Time Input	
0x3019	W(0)	9	PWMDT_	PWM Deadtime Input	
0x301A	W(0)	Α	PWMPD_	PWM Pulse Deletion Input	
0x301D	R/W(0)	D	SYSCTRL_	System Control Register	

The ADMC200-EVAL board connects to the DSP over the EZ-LAB user interface connector according to the following table. Here, the ADMC200 connections in **bold** are direct connections to the DSP, while the connections

shown in *italic* are used to produce $\overline{\text{CS}}$ and $\overline{\text{RESET}}$ signals for the ADMC200. The relevant EZ-LAB DSP connections are shown for reference.

Table VIII. ADMC200-EVAL DSP Interface Connector

ADSP-2101	ADMC200	Pin	Pin	ADMC200	ADSP-2101
ĪRQ2	ĪRQ2	1	2	GND	GND
	NC	3	4	NC	
	NC	5	6	NC	
	NC	7	8	NC	
ĪRQ1	IRQ1	9	10	NC	
HOST_RESET	HOST_RESET	11	12	NC	
	NC	13	14	NC	
	NC	15	16	NC	
WR	WR	17	18	NC	
RD	RD	19	20	GND	GND
GND	GND	21	22	NC	
AD0	A0	23	24	NC	
AD1	A1	25	26	NC	
AD2	A2	27	28	NC	
AD3	А3	29	30	D12	D12
GND	GND	31	32	D13	D13
AD4	NC	33	34	D14	D14
AD5	NC	35	36	D15	D15
AD6	NC	37	38	GND	GND
AD7	NC	39	40	D16	D16
AD8	NC	41	42	D17	D17
GND	GND	43	44	D18	D18
AD9	AD9	45	46	D19	D19
AD10	AD10	47	48	D20	D20
AD11	NC	49	50	D21	D21
AD12	AD12	51	52	D22	D22
AD13	AD13	53	54	D23	D23
GND	GND	55	56	GND	GND
DMS	DMS	57	58	CLK	CLOUT
GND	GND	59	60	GND	GND

Using the ADMC200-EVAL Board with the ADSP-2101 EZ-LAB

To run the supplied demonstration software the ADSP-2101 EZ-LAB board IRQ2 must be enabled from the user interface connector (60-pin IDC), and The FLAG IN push-button must be enabled. The required jumper configurations are shown below. If you are using higher clock frequencies you need to edit the software and run in the divide-by-two clock mode (see source code listing).

Table IX. ADSP-2101 EZ-LAB J umper Configuration

J umper	Position	Function
J P2	3-2	Enable FLAG IN Pushbutton
J P3 J P8	Don't Care	
JP1	2-1	Enable IRQ2 from the User Interface Connector

ADMC200-EVAL Board Software

The demonstration software exercises the three main functional blocks on the ADMC200: the A/D converter, the vector transformation block, and the PWM block. The program can be loaded on to the EZ-LAB using the EZ-ICE or by burning a boot EPROM. The program runs in a loop timed by the ADMC200 A/D converter interrupt signal that is synchronized to the PWM frequency.

There are four modes of operation that can be sequenced through by pressing the FLAG IN button on the EZ-LAB board:

- In the ADC_TEST mode the program reads the four A/D channels and writes the values to the EZ-LAB DAC outputs DAC0 ...3.
- In the FOR_PARK_TEST mode two of the A/D channels V and W are used as the Vd and Vq inputs for a forward PARK and CLARKE transformation. The rotation angle is incremented at a constant rate and the PARK results are displayed on DACO . . . 2 as a set of three phase voltages.
- In the REV_PARK_TEST mode the most recent PHV1
 ... 3 results of the forward PARK and CLARKE transformation are used as the PHIP2 and PHIP3 inputs for a reverse PARK and CLARKE transformation. The rotation angle is again incremented at a constant rate but this time the PARK results displayed on DAC0 ... 1 as a set of quadrature sin/cos voltages.
- In the PWM_TEST mode a set of three phase voltages are incremented by 1 count per PWM cycle, thus giving a slowly varying duty cycle on each of the channels.

The demonstration software disks includes a system file ADMC200.SYS, two include files ADMC200C.H, ADMC200P.H, the main DSP code A200EVAL.DSP, and a GO batch file.

The System Hardware File: ADMC200.SYS (Appendix B)

The system file describes the ADMC200 EVAL and the ADSP-2101 EZ-LAB board address decode schemes. The EZ-LAB DAC ports are mapped between memory locations 0x1000 and 0x2000. The ADMC200 reset line is mapped to the data memory location 0x3000. The ADMC200 read registers are mapped to data memory locations running from 0x3000 to 0x300F. The ADMC200 write registers are mapped to data memory locations running from 0x3010 to 0x301F, this does not effect the address decode hardware but it allows the use of different register names for data memory reads and writes.

ADMC200 Constants File: ADMC200C.H (Appendix C)

This file includes a number of universal constants used in the program. The first group of constants define some ADSP-2101 memory mapped registers. The second group of constants define ADSP-2101 interrupt masks. The next group of constants define the bits that must be set in the ADMC200/ADMC201 system control register to operate the device in different modes, e.g., AUX_EN: enable the A/D AUX channel by setting Bit 7. The last set of constants define the bits in the SYSSTAT register that should be compared with in order to determine the ADMC200 interrupt source.

ADMC200 Port File: ADMC200P.H (Appendix D)

This file includes all the port definitions required for the ADM C200 memory mapped registers.

ADMC200 DSP Code: A200EVAL.DSP (Appendix E)

There is a single file for the main DSP assembly code. The file can be edited to change the user program parameters, such as system clock frequency etc., as listed below. These parameters, in SI units, used to derive program constants such as the PWM period in clock counts etc.

The code at the beginning of the program performs initialization of the DSP and ADMC200. The program is interrupt driven. The main part of the code consists of interrupt service routines (ISR) which services the ADMC200 interrupt. There are two sources of ADMC200 interrupt enabled enabled, namely the A/D conversion and the Park and Clarke transformation. The ISR is partitioned into three portions, one for each of the interrupt sources and an initial portion that parses the ADMC200 SYSSTAT register to determine the source of the interrupt and subsequently call one of the two service portions. The A/D portion of the ISR is subdivided into four sections depending on which one of four modes is in operation.

The source code file can be split into a number of sections:

- 1. Definition of program constants
- 2. Definition of program variables
- 3. Interrupt jump table code
- 4. Initialization code
- 5. Mode change code
- 6. Interrupt service routine code
- 7. Subroutine code

RUNNING THE ADMC200-EVAL BOARD DEMONSTRATION SOFTWARE

Running the Demonstration Program

The demonstration software is supplied as source code and so it must be assembled and linked before being downloaded onto the EZ-LAB board. The following command line is used to compile the demonstration program.

go clock freq processor board rev daughter board rev

where *clock_freq* is either CLK20MHz or CLK12MHz *processor board rev* is either ADSP2101 or ADMC21xx.

For example the most common configuration would be:

go CLK12MHz ADSP2101

To run the demonstration you will need dc inputs (between 0V and 5 V) to at least two of the ADC inputs PHIP2 and PHIP3. The ADC converts these to a 2s complement numbers between 8000 (REFIN – 2.5 V) and 7FFF (REFIN + 2.5 V), corresponding to fixed-point values between –1.0 and +1.0. These ADC inputs are the Vd and Vq inputs for the FORWARD PARK demonstration, so they must have a vector magnitude less than 1, i.e., $Vd^2 + Vq^2 < 1$.

To switch between modes press FLAG key on the EZ_LAB Board. The demonstration results will be displayed on either the PWM output connector, or the EZ_LAB_DAC connector.

DEMONSTRATION PROGRAM ALGORITHM

For completeness the full demonstration code algorithm is presented in pseudo code format here.

Start:

reset the admc200 setup dsp interrupts

Test1:

read back test checks sysctrl read/write

if error flash led

Setup:

start pwm required to generate convst for ADC

Main:

wait for interrupts if FLAG IN change mode

IRQ2 ISR: start of interrupt service routine

check ADM C200 interrupt status

ADC interrupt:

read U, V, W, AUX

filter V, W and save as vd and vq

select case(mode)

Case(mode=0) (pwm_test) generates slowly changing pwm

increment phase voltages calculate new pwmchx values

write to pwm registers

Case(mode=1) (ADC_TEST) reads ADC and writes to DACs

write ADC inputs to DAC save values as Vd vector

Case(mode=2) (FOR PARK TEST)

increment theta generates three phase sinewave

write Vd values and theta to park registers

set park read pointer to V_ph

Case(mode=3) (REV_PARK_TEST) generates quadrature sinewave

increment theta

write V ph values and theta to park registers

set park read pointer to id

End of ADC interrupt service routine: return to main

Park interrupt:

read park registers write values to DAC

save values as V_ph or id vector

End of park interrupt service routine: return to main




Figure 2. ADMC200/ADMC201 Evaluation Board

APPENDIX B. ADMC200.SYS (code for ADSP-2101 and ADMC200DB rev 2.0)

.SYSTEM admc200; .ADSP-2101; .MMAPO; {Boot at reset} boot page 0[2048]; .seg/rom/boot=0 .SEG/PM/RAM/ABS=0/CODE/DATA int pm[2048]; .SEG/DM/RAM/ABS=0x3800/DATA int dm[1024]; {EZLAB DAC ports} .port/dm/abs=0x3700 write dac0; .port/dm/abs=0x3701 write dac1; write dac2; .port/dm/abs=0x3702 .port/dm/abs=0x3703 write dac3; .port/dm/abs=0x2000 load dac; .port/dm/abs=0x3500 extern_config_; ADMC200 Demo board ports} .port/dm/abs=0x3200 AD2S200 reset; {A13.A12.A10\.A9} {ADM C200 output ports (reads) A13.A12.A5\.A4)} .CONST BASE200 RD=0x3000; {ADM C200 base address for reads} .port/dm/abs=BASE200 RD ID PHV1; {rotation registers} .port/dm/abs=BASE200 RD+1 IQ PHV2; .port/dm/abs=BASE200 RD+2 IX PHV3; IY_VY_; .port/dm/abs=BASE200 RD+3 {ADC registers} .port/dm/abs=BASE200 RD+8 ADCU; .port/dm/abs=BASE200 RD+5 ADCV; ADCW; .port/dm/abs=BASE200 RD+6 .port/dm/abs=BASE200 RD+7 ADCAUX; .port/dm/abs=BASE200 RD+14 {System status register} SYSSTAT; ADMC200 input ports (writes)} (ADMC200 output ports (reads) A13.A12.A5\.A4) bit 6 don't care} .CONST BASE200 WR=0x3010; ADMC200 base address for write} {load rho for reverse PARK} .port/dm/abs=BASE200 WR RHO; .port/dm/abs=BASE200 WR+1 PHIP1 VD; {rotation input regs} .port/dm/abs=BASE200 WR+2 PHIP2 VQ; .port/dm/abs=BASE200 WR+3 PHIP3; .port/dm/abs=BASE200 WR+4 RHOP; {load rho for forward PARK} .port/dm/abs=BASE200 WR+5 {PWM master clock frequency} PWMTM; .port/dm/abs=BASE200 WR+6 PWMTCHA; {PWM on times} .port/dm/abs=BASE200 WR+7 PWMTCHB; .port/dm/abs=BASE200 WR+8 PWMTCHC; .port/dm/abs=BASE200 WR+9 {dead time} PWMDT;

PWMPD_;

SYSCTRL;

.ENDSYS;

.port/dm/abs=BASE200 WR+10

.port/dm/abs=BASE200 WR+13

{pulse deletion}

{System control reg (R/W)}

```
APPENDIX C. ADMC200C.H
{ADSP-21xx internal memory mapped registers}
                 TSCALE=
.CONST
                                                    0x3FFB;
                                                                   {TIMER SCALE REG}
.CONST
                 TCOUNT=
                                                                   {TIMER COUNTER REG}
                                                    0x3FFC;
                                                    0x3FFD; {TIMER RE-LOAD REG}
.CONST
                 TPERIOD=
.CONST
                 WS Control Reg=
                                                    0x3FFE;
                                                                   ADSP-21xx System Control }
                 System Control Reg=
                                                    0x3FFF;
                                                                   {ADSP-21xx wait state Control}
.CONST
{ADSP21xx Interrupt MASKs}
                                                                   {timer}
                 TIMER INT=
                                                    0x1:
.CONST
.CONST
                 SP0 TX INT=
                                                    0x2;
                                                                   {SPORT0 transmit}
                                                                   {SPORT0 receive}
.CONST
                 SP0_RX_INT=
                                                    0x4;
.CONST
                 SP1 TX INT=
                                                    0x8;
                                                                   {SPORT1 transmit}
                 SP1 RX INT=
.CONST
                                                    0x10;
                                                                   {SPORT1 receive}
.CONST
                 IRQ2 INT=
                                                    0x20;
                                                                   {RQ2}
{ADSP21xx DAC and hardware control register}
                 LDAC=
                                                    0x0040:
.CONST
.CONST
                 DAC RESET=
                                                    0x0080:
                                                    0x3500;
                 HARDWARE_REGISTER=
.CONST
{ADMC-200 SYSCTRL: mode setting bits}
.CONST
                 ADCU EN=
                                                    0x0080:
                                                                   {ADC ch. U enable}
.CONST
                 AUX EN=
                                                    0x0100;
                                                                   {ADC ch. aux enable}
                 DIV2 EN=
                                                    0x0200:
                                                                   {clock divide by 2 mode}
.CONST
.CONST
                 PARK INT EN=
                                                    0x0400;
                                                                   {PARK int enable}
                 ADC INT EN=
                                                    0x0800;
                                                                   {ADC int enable}
.CONST
.CONST
                 FOR PARK EN=
                                                    0x4000;
                                                                   {PK 3/3 mode enable}
{ADMC200 SYSSTAT read constants, used to confirm IRQ2 status}
                                                                   {RQB generated by ADMC200}
                 ADMC200 INT=
                                                    0x8000;
.CONST
                 ADC INT=
                                                    0x0010;
.CONST
                                                                   {ADC IRQB}
.CONST
                 PARK INT=
                                                    0x0020;
                                                                   PARK IRQB}
ADC Macro definition section)
{This macro set the loadDAC bit in the hardware control register}
When this bit is set the data registers are latched directly?
{into the DAC buffers}
.macro SetLDAC:
 ay1=LDAC;
 ar=dm(HARDWARE REGISTER);
  ar=ar OR ay1;
  dm(HARDWARE_REGISTER)=ar;
.endmacro:
.macro ClearLDAC;
 ay1 = {LDAC};
 ar=dm(HARDWARE REGISTER);
  ar=ar AND ay1;
  dm(HARDWARE REGISTER)=ar;
.endmacro;
.macro ResetDAC;
  ay1=~(DAC RESET);
  ar=dm(HARDWARE_REGISTER);
  ar=ar AND ay1;
  dm(HARDWARE_REGISTER)=ar;
  NOP;
  NOP:
  NOP;
  ay1=DAC RESET;
  ar=dm(HARDWARE_REGISTER);
  ar=ar OR ay1;
  dm(HARDWARE_REGISTER)=ar;
.endmacro;
```

APPENDIX D. ADMC200P.H

{This file defines the port addresses on the AD2S200 Demo card used with the EZLAB}

```
{EZLAB DAC ports}
.port
         write_dac0_;
         write dac1;
.port
         write dac2;
.port
         write_dac3_;
.port
.port
         load_dac_;
.port
         extem_config_;
{AD2S201 Demo ports}
         AD2S200 reset;
.port
{ADS200 output ports (reads)}
         ID PHV1;
                             {rotation registers}
         IQ_PHV2_;
.port
         IX PHV3;
.port
         IY_VY_;
.port
         ADCU;
                             {ADC registers}
.port
         ADCV_;
.port
         ADCW;
.port
         ADCAUX;
.port
         SYSSTAT_;
                             {System status register}
.port
{ADS 200 input ports (writes)}
         RHO_;
                             {load rho for reverse PARK}
port
.port
         PHIP1 VD;
                             {rotation input regs}
         PHIP2 VQ;
.port
         PHIP3;
.port
                             {load rho for forward PARK}
         RHOP;
.port
         PWMTM;
                             {PWM master clock frequency}
.port
.port
         PWMTCHA_;
                             {PWM on time: channel A}
         PWMTCHB_;
.port
         PWMTCHC_;
.port
         PWMDT;
                             {PWM dead time}
.port
                             {PWM pulse deletion}
.port
         PWMPD;
.port
         SYSCTRL_;
```

APPENDIX E. ADMC200.DSP

.MODULE/ram/abs=0/boot=0 a200ev20; {REV 2.0}

{

This is a general purpose test/demo file for the ADMC200-EVAL board for use with the ADSP-21xx EZLAB or the ADMC21xx EZLAB. The program exercises the ADC, PWM and PARK functions on the ADMC200

}

{Section 1: Program constants}

.include <admc200c.h>; {ADMC200 & ADSP-2101 constants definitions file}

Program user constants expressed in SI units:

These are used to derive working program constants such as PWM period etc.

change these parameters to match your system}

.CONST CLOCK= 12; {ADMC200 SYSTEM CLOCK counts per micro-s}

.CONST PWMFREQ_kHz= 15; {PWM frequency kHz: 1.5 - 25 kHz}

.CONST DEADTIME_ns= 4000; {deadtime in ns}
.CONST DELETION ns= 2000; {pulse deletion in ns}

.CONST PARK HZ= 80; {PARK rotation frequency in Hz}

{Program constants derived from the above inputs}

.CONST PWMSF= CLOCK*1000/PWMFREQ_kHz;

.CONST PWMDT= (CLOCK*DEADTIME ns/2000)*2; {must be an even number}

.CONST PWMPD= (CLOCK*DELETION_ns/2000)*2;

.CONST DELTH= PARK_HZ*65536/PWMFREQ_kHz/1000;

.CONST DELVP= 1;

{Define the SYSCTRL write values for each mode by logically ORing the constants defined in the file ADMC200C.H. Thus for example ADC_MODE, requires ADC interrupts enabled and the U and AUX channels enabled. In this mode of operation the program is timed by A/D converter interrupts.}

ADM C200 clock modes:

The ADMC200 has a max clock input frequency of 12.5 MHz. If you use a DSP clock faster than this (say 20 MHz), the ADMC200 can divide the clock by 2 by writing to bit 5 in the system control reg. Use the mode definitions below for divide by 2 operation, change the CLOCK constant in user constant definition section.}

#fdef CLK12MHz

.CONST ADC MODE= ADC INT EN|ADCU EN|AUX EN;

.CONST REV PARK MODE= PARK INT EN;

.CONST FOR_PARK_MODE= PARK_INT_EN|FOR_PARK_EN;

#endif

#fdef CLK20MHz

.CONST ADC MODE= ADC INT EN|ADCU EN|AUX EN|DIV2 EN;

.CONST REV PARK MODE = PARK INT EN DIV2 EN;

.CONST FOR PARK MODE= PARK INT EN|FOR PARK EN|DIV2 EN;

#endif

{Define the ADC channel circular buffer for them FIR filter. One buffer stores samples for all buffered channels: in this case the stored values are ADCV[0], ADCW[0], ADCV[1], ADCW[1], ADCV[2], ADCW[2], ADCV[3], ADCV[4], ADCW[4]}

.CONST ADC_SMP= 5; {ADC buff samples per ch}
.CONST ADC CHS= 2; {ADC buff ch's used}

{define the timer constants for error conditions}

.CONST PRESCALE= 250; {timer prescale =20 \(\mu \)s for 12M clock}

.CONST TIMEOUT= 500; {program timeout =1000 us}

.CONST FLASHING= 10000; {error flag flash rate_1 = (1/0.2s)*2 = 2.5 Hz}

Section 2: This section of the code defines the variables and ports used in the program.}

.include <admc200p.h>; {ADMC200 PORT Definitions file}

.var/dm/ram Vd[4]; {Forward PARK inputs from ADC}

.var/dm/ramdV_ph;{V_ph incr. in PWM_test}.var/dm/ramdtheta;{theta incr. in PARK tests}

{rotation angle} .var/dm/ram theta; .var/dm/ram {PWM period} pwm_tm; .var/dm/ram pwm t0; {(PWM period)/2} {PWM deadtime} .var/dm/ram pwm dt; .var/dm/ram ₽WM pulse deletion} pwm pd; {program error status} .var/dm/ram errstat; {ADM C200 systat readback} .var/dm/ram sys_read; .var/dm/ram sys ctrl read; {ADMC200 sys control readback}

.var/dm/ram mode; {program mode}

.var/dm/ram temp;

{The program memory variables for the FIR filter are initialized using the INIT statement. All the other constants are initialized explicitly in the start-up code.}

.MACRO INIT_DM_SCALAR(%0,%1); {MACRO used to initialize data memory variables}

ax0=%1;dm(%0)=ax0;

.ENDMACRO;

{nitialize PM data}

.init fir1 coeff: 0x049200,0x1edb00,0x392600,0x1edb00,0x49200; {in PM}

{fixed point constants derived using MATLAB function: fir1(4,0.01)}

Section 3. Interrupt code table

Two interrupts are used:

IRQ2 from the ADMC200 for ADC complete and PARK complete TIMER for error detection and indication, resulting in flashing flagout

The DSP code begins at address 0x0000 with the interrupt vector table. An IRQ2 interrupt causes the program to jump to an interrupt routine that reads the ADMC200 SYSSTAT register and determines the interrupt source. The TIMER interrupt is used to toggle the FLAG out LED when the program is in an error condition. In normal operation, the timer TCOUNT register is not allowed to reach zero.}

{Interupt vector table}

JUMP start; NOP; NOP; NOP; {Chip RESET}

J UMP IRQ2_ISR;RTI;NOP;NOP; {RQ2: ADMC-200 interrupt}

RTI; NOP; NOP; NOP; {not used} RTI; NOP; NOP; NOP; {not used} RTI; NOP; NOP; NOP; {not used} RTI; NOP; NOP; NOP; {not used}

TOGGLE FLAG_OUT;RTI;NOP;NOP; {TIMER: interrupt on TIMEOUT}

Section 4. Initialization code

The main program starts by initializing the ADSP-2101 System_Control_Reg and setting up the ADSP-2101 wait state register to have zero wait states for them ADMC200 and 2 wait states for the 8 bit DAC. This section initializes the data address generators, some program variables and the timer registers. The DSP interrupt mode is set for TIMER and IRQ2 interrupts.}

```
interrupts.}
start:
          ax0=0038:
                                         {$0=0 $1=0 $C1=0 BF=0 BP=0 BW=9 PW=0}
          dm(System Control Reg)=ax0;
          RESET FLAG OUT;
                                         {Clear error flag}
          {0|000|001|010|000|000}
                                         {Wait sate calculation}
          {0 000|000|088|880|000}
                                         {DW4=0 DW3=1 DW2=2 DW1=0 dW0=0}
#fdef ADMC21xx
          ax0=0x2080;
                                         {DW4=2 for DAC, DW3=0 for ADMC200}
#else
          ax0=0x0080;
                                         {DW2=2 for DAC, DW3=0 for ADMC200}
#endif
          dm(WS Control Reg)=ax0;
{set up DAGs}
          10=0; m0=0;
                                         {DAG0 GP Linear data}
          I1=0; m1=1;
                                         {DAG1 GP Linear data}
          12=0; m2=2;
                                         {DAG2 GP Linear data}
          i3=^ADC buf;
                                         {DAG3 ADC circular buffer}
          13=ADC SMP*ADC CHS;
          m3=ADC_CHS;
          14=0; m4=1;
                                         {DAG4 GP LINEAR}
          15=0; m5=0;
                                         {DAG5 GP LINEAR}
          16=0; m6=0;
                                         {DAG6 GP LINEAR}
          17=0; m7=0;
                                         {DAG7 used as program pointer}
{clear some DM variables}
          ax0=0x0;
          dm(theta)=ax0;
          dm(mode)=ax0;
                                                      {Start up in PWM TEST mode}
{Clear ADC Buffer}
          CNTR=ADC_SMP*ADC_CHS;
          do clear buf until CE;
clear buf: dm(i3,m1)=ax0;
{nitialize DM variables}
          INIT DM SCALAR(dtheta, DELTH);
                                                      {theta incr.}
          INIT_DM_SCALAR(dV_ph,DELVP);
                                                     {V_ph incr.}
PWM constants are in system clock cycles and need to be shifted up 4 bits since the ADMC200 registers are only 12 bits
wide}
          INIT DM SCALAR(pwm tm,(PWMSF<<4));
          INIT DM SCALAR(pwm dt,(PWMDT<<4));</pre>
          INIT_DM_SCALAR(pwm_pd,(PWMPD<<4));</pre>
{Set up timer for timeout}
          INIT_DM_SCALAR(TSCALE,PRESCALE);
```

ENA TIMER;Set up interrupts}

ICNTL=0x07; {edge triggered interrupts}

IFC=0x3f; NOP; {clear all pending}

INIT_DM_SCALAR(TPERIOD,TIMEOUT);
INIT_DM_SCALAR(TCOUNT,TIMEOUT);

IMASK=RQ2_INT|TIMER_INT; {Interrupt IRQ2 and timer set}

Start to use the ADMC200 by resetting the chip which puts the IC into a known state. A dummy write this address causes the 74S138 address decode IC to pull the ADMC200 RESET line low.}

dm(AD2S200 reset)=ax0; {ADMC200 Chip reset for ADSP-21xx board}

#fdef ADMC21xx

ResetDAC;

#endif

{Now test chip readback on sysctrl}

call readback test; {error code for this test =1}

{To start the main tests we need to generate a CONVST pulse for the A/D converter. We start the PWM block and the PWMSYNC pulse produces the CONVST pulse}

call PWMSET 200;

{Section 5: Mode change code

The program now waits for the first A/D converter interrupt. While waiting in this loop the DSP checks the FLAG_IN pin for a request for a program mode change.}

wait_int:

idle;

if NOT FLAG in jump no mode change;

jump wait int; {wait here for interrupt}

no_mode_change:

if NOT FLAG_in jump no_mode_change;

{change test mode on flag in push button}

ay0=dm(mode); {present mode}

ay1=0x4; {4 modes possible: 0,1,2,3}

ar=ay0-1; {change mode}

if It ar=ar+ay1; {if <0 set back to mode 3}

dm(mode)=ar; {save new mode}

jump wait int;

{The first test is the ADMC200 read back test. This involves writing to the SYSCTRL registers, reading the SYSCTRL registers and checking that it matches what was written. It should be noted here, that the lower 4 bits read must be ignored since the ADMC200 has only a 12 bit address bus. Therefore, the value read back is logically ANDed with 0xFFF0 before being compared with the value written out. If the two values do not match an error condition will be set and the FLAG_OUT LED will start flashing. This type of error can be caused either by an address decoding error or a completely faulty ADMC200.}

readback test:

{test ADMC200 SYSCTRL READBACK function if error: jump to stall condition}

ay0=ADC MODE;

{ADM C200 set up in A/D mode}

ay1=0xfff0;

dm(SYSCTRL_)=ay0;

NOP; ax0=dm(SYSCTRL_); dm(sys_ctrl_read)=ax0;

dm(sys_ctn_read)=ax0;

ar=ax0 AND ay1; {strip lower 4 bits}

ar=ar XOR ay0; {compare with value written to reg:}

if eq RTS; {readback correct if zero}
ar=0x1; {error condition = 1}

call error set;

RTS;

{Section 6. Interrupt service routine code}

{The program loop is timed on the IRQ2 signal. The first operation in the IRQ2 interrupt service routine (IRQ2_ISR) is to read the ADMC200 SYSSTAT register and to check bit 11 for an ADMC200 interrupt. An error condition is set if this bit is not set, since there are no other interrupt sources on the board. The next operation is to look for an A/D interrupt (bit 1), indicating the beginning of a new program cycle. If this is the case, the program jumps to the section of code which reads the A/D. If not, bit 2 is checked for a PARK interrupt causing the program to read the PARK registers.}

IRQ2 ISR:

ay0=dm(sysstat_); {read the ADMC-200 status} dm(sys_read)=ay0; {save the status for debugging}

ar=ADMC200 INT;

ar=ar AND ay0; {check for ADMC_200 interrupt}

IF eq jump FALSE IRQ2; {error if false interrupt}

ar=ADC INT;

ar=ar AND ay0; {check for ADM C200 A/D interrupt}

IF ne jump ADC_input; {if ADC_INT jump to ADC interrupt code}

ar=PARK_INT;

ar=ar AND ay0; {check for ADM C_200 PARK interrupt}

IF ne jump PARK input; {if PARK INT jump to PARK interrupt code}

{error handling code}

ar=0x3; {Should not get here except on error}

call error_set; {error3 = neither interrupt}

RTI;

FALSE IRQ2:

ar=0x2;

call error_set; {error2: false IRQ2}

RTI;

{The main loop starts by reading the A/D converter registers. All four ADC channels are read into the buffer, but in this program only two channels are digitally filtered. It should be noted here that the A/D registers do not have to be read in any particular sequence.}

ADC_input:

#fndef ADMC21xx

dm(load_dac_)=ax0; {Load the DAC at the start of each cycle}

#else

ClearLDAC; {Set LDAC low for a minimum of 180ns}

nop;nop;nop;nop;

SetLDAC; {Set LDAC high again}

#endif

ax0=TIMEOUT; {reload the TIMER counter if you get here} **dm(TCOUNT)=ax0;** {In normal operation TCOUNT never reaches 0}

{This section of code reads the ADC2 and ADC3 values into a buffer, filters the buffer to give Vd inputs for the PARK tests}

i1=~Vd; {pointer for filtered inputs for PARK}

ax0=dm(ADCV_); {READ ADCV}

ax0=dm(ADCW_); {READ ADCW}

modify(i3,m1); {skip to NEXT CHANNEL}

{The next section of code involves selection of one of the four sections of code, depending on the value of the variable mode. This determines the entry to the jump table according to the test mode}

ar=dm(mode);
ay0=^test_jump_table;
ar=ar+ay0;
i7=ar;
jump (i7);

{test mode}
{start of jump table}
{add mode offset}
{jump table pointer}

test jump table:

{ADC Test read ADCX_values to the EZ_LAB DAC}

ADC_TEST:

i1=^ADCV_; i2=^WRITE_DACO_; CNTR=4;

DO ADC_LOOP UNTIL CE;

AX0=DM(I1,M1); {READ ADMC200 A/D channel}
ADC_LOOP: DM(I2,M1)=AX0; {write to EZ-LAB DAC registers}

RTI;

{In FOR_PARK mode and new values of Vd, Vq and rhop are written to the PARK registers. The PARK interrupt is enabled by writing to the SYSCTRL register. Writing to rhop initiates a PARK transform and an IRQ2 interrupt is generated on completion.}

FOR PARK TEST:

ax0=FOR_PARK_MODE; {Set ADM C200 in PARK mode}

dm(SYSCTRL_)=ax0;

ar=dm(theta); {ncrement theta}

ay0=dm(dtheta); ar=ar+ay0; dm(theta)=ar;

i0=^Vd; {pointer for PARK inputs from V d}

call FOR PARK WR;

i0=^V_ph; {pointer for PARK results into V_ph on PARK interrupt}

RTI;

In REV_PARK mode and new values of V_ph[1], V_ph[2] and rho are written to the PARK registers. The PARK interrupt is enabled by writing to the SYSCTRL register. Writing to rhop initiates a PARK transform and an IRQ2 interrupt is generated on completion.}

REV PARK TEST:

ax0=REV PARK MODE; {Set ADM C200 in PARK mode}

dm(SYSCTRL)=ax0;

ar=dm(theta); {increment theta}

ay0=dm(dtheta); ar=ar+ay0; dm(theta)=ar;

i0=^V ph; {pointer for PARK inputs from previous FOR PARK results}

call REV_park_wr;

i0=^ld; {pointer for read PARK results into V ph on PARK interrupt}

RTI;

{In PWM test the values in the V_ph array are incremented by one count each A/D interrupt cycle. When writing to the PWM outputs the voltage values must be scaled according to half the PWM period pwm tm/2 as: t(x) = (T/2)*(1+Vout)}

```
PWM TEST:
          i0=^V_ph;
          av0=dm(dV ph);
          cntr=3;
          do Vph incr until ce;
                 ar=dm(i0,m0);
                 ar=ar+ay0;
Vph incr:
               dm(i0,m1)=ar;
          call PWMOUT 200;
          RTI;
                                        {end this segment of the ISR}
Each time, the ADMC200 is set up for PARK interrupts an IRQ2 interrupt is generated on completion. The PARK inter-
rupt service routine reads the PARK registers and writes them to the DAC outputs. The ADMC200 is then returned to
ADC INT mode.}
PARK input:
          11='ID PHV1;
          I2=^WRITE DACO;
          CNTR=4;
          DO READ LOOP UNTIL CE;
                 AX0=DM(i1,M1);
                                        {READ ADM C200 PARK registers}
                                        {store in buffer depending on mode}
                 DM(i0,M1)=AX0;
READ LOOP:
                 DM(i2,M1)=AX0;
                                        {write to DAC registers}
          ax0=ADC MODE;
          dm(SYSCTRL )=ax0;
          RTI;
{Section 7: This block of code includes all the subroutines}
FOR PARK WR:
          ax0=dm(i0.m1):
          dm(PHIP1 VD )=ax0;
          ax0=dm(i0,m1);
          dm(PHIP2_VQ_)=ax0;
          ax0=dm(theta);
          dm(rhop )=ax0;
          RTS:
REV_PARK_WR:
          ax0=dm(i0,m1);
                                        {PHIP2 input=result of previous FOR_PARK}
          dm(PHIP2_VQ_)=ax0;
                                        {PHIP3 input = result of previous FOR PARK}
          ax0=dm(i0,m1);
          dm(PHIP3)=ax0;
          ax0=dm(theta);
          dm(rho_)=ax0;
{This writes correctly scaled V ph to the PWMchx registers}
PWMOUT_200:
          i1=^PWMTCHA;
                                        {pointers to PWMTCHX }
          i0=^V_ph;
          my0=dm(pwm t0);
                                        {pwm scale factor = pwmtm/2}
          cntr=3;
          do pwm loop until ce;
             mr=0;
             mr1=my0;
                                                     {pwm t0}
             mx0=dm(i0,m1);
                                        {V ph}
                                        {T_ch = pwm_T0+V_ph*pwm_scale}
             mr=mr+mx0*my0(ss);
             dm(i1,m1)=mr1;
                                        {write to PWMTCHX }
pwm loop:
```

rts;

PWM SETUP:

The PWMTM register is first loaded with the PWM period in units of counts. It should be noted that when the pwm_tm program variable was initialized the value was shifted up four bits, since the ADMC200 is connected to the DSPs 12 most significant bits. The constant (pwm_t0=pwm_tm/2) is calculated at this point using a shift instruction. The deadtime and pulse deletion constants are loaded next. Finally, pwm_tm/2 is loaded into each of the PWM channels to start a PWM cycle with a 50% duty cycle. Each PWM cycle will produce a PWMSYNC pulse, to start an A/D conversion which will produce an ADC interrupt every PWM period.}

{This sub initializes PWM registers and variables, kicks off PWM }

```
PWMSET 200:
       i1=^PWMTCHA;
                              {pointers to PWMTCHX }
       si=dm(pwm tm);
       dm(PWMTM )=si;
                              {write PERIOD to ADMC200}
       sr⊨shift si by -1 (hi);
       dm(pwm t0)=sr1;
                              \{pwm\ t0 = PERIOD/2\}
       ax0=dm(pwm dt);
       dm(PWMDT )=ax0;
                              {Write deadTIME to ADMC200}
       ax0=dm(pwm pd);
       dm(PWMPD) = ax0;
                              {Write pulse deletion to ADM C200}
       dm(i1,m1)=sr1;
                              {write PERIOD/2 to PWMTCHA }
       dm(i1,m1)=sr1;
                              {write PERIOD/2 to PWMTCHB }
       dm(i1,m1)=sr1;
                              {write PERIOD/2 to PWMTCHC }
       rts;
{This is a 5th order FIR filter}
ADC fir1:
                              {filter starts at current point in buffer}
       i4=^fir1 coeff;
       mx0=dm(i3,m3),my0=pm(i4,m4);
       mr=0;
       CNTR=ADC SMP-1;
       do filter loop until ce;
filter loop: mr=mr+mx0*my0(ss),mx0=dm(i3,m3), my0=pm(i4,m4);
       mr=mr+mx0*my0(ss);
       rts;
If an error condition is encountered, this code sets the LED flash rate and saves the error code in a register for
debugging purposes}
error set:
                              ERROR MODE IN AR
       DM(ERRSTAT)=ar;
       my0=FLASHING;
       mr=ar*my0(UU);
       dm(TPERIOD)=mr0;
       RTS;
.ENDMOD;
```